projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2294082) | patch
phy: ti-pipe3: improve DPLL stability for SATA & USB
authorRoger Quadros <rogerq@ti.com>
Fri, 22 Mar 2019 08:58:05 +0000 (10:58 +0200)
committerKishon Vijay Abraham I <kishon@ti.com>
Wed, 17 Apr 2019 08:43:05 +0000 (14:13 +0530)
commitfdef2f9f700fab55c36d45e7c46607e935886c6c
treed40fa38116a8bbd99b33e05bd7c8326bbf87fafetree | snapshot
parent22940823f0629b2068c259fb859ed150b8563d8acommit | diff
phy: ti-pipe3: improve DPLL stability for SATA & USB

For increased DPLL stability use the settings recommended in
the TRM [1] for PHY_RX registers for SATA and USB.

For SATA we need to use spread spectrum settings even
though we don't have spread spectrum enabled. The
suggested non-spread spectrum settings don't work.

[1] DRA75x, DRA74x TRM - http://www.ti.com/lit/ug/sprui30f/sprui30f.pdf

Signed-off-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
drivers/phy/ti/phy-ti-pipe3.c diff | blob | history
John Crispins staging tree