projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
cbbd6c2
)
clk: rockchip: rename the clk id for HCLK_I2S1_2CH
author
Elaine Zhang
<zhangqing@rock-chips.com>
Wed, 2 Aug 2017 08:29:48 +0000
(16:29 +0800)
committer
Heiko Stuebner
<heiko@sntech.de>
Sun, 6 Aug 2017 17:43:35 +0000
(19:43 +0200)
i2s1 has 2 channels but not 8 channels.
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
[and the clock id hasn't been used in either clock-driver nor dts,
so is safe to rename]
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
include/dt-bindings/clock/rv1108-cru.h
patch
|
blob
|
history
diff --git
a/include/dt-bindings/clock/rv1108-cru.h
b/include/dt-bindings/clock/rv1108-cru.h
index fe013cf51e2b5b6168ef6121fcc2e1563e38cf41..e8aa6d56990a3fa2b71905d6f5a06bb110b87712 100644
(file)
--- a/
include/dt-bindings/clock/rv1108-cru.h
+++ b/
include/dt-bindings/clock/rv1108-cru.h
@@
-144,7
+144,7
@@
/* hclk gates */
#define HCLK_I2S0_8CH 320
-#define HCLK_I2S1_
8
CH 321
+#define HCLK_I2S1_
2
CH 321
#define HCLK_I2S2_2CH 322
#define HCLK_NANDC 323
#define HCLK_SDMMC 324