ARM: dts: sun8i: a83t: add stable OPP tables and CPUfreq

The Allwinner A83T is an octacore A7 divided in two clusters of 4 A7,
each cluster having its own regulator and clock.

The operating points were found in Allwinner BSP and fex files.

Note that there are a few OPPs that are missing:

1608000000Hz with 920000mV
1800000000Hz with 1000000mV
2016000000Hz with 1080000mV

These OPPs are pretty unstable but it might be due to the SoC quickly
overheating (till the board completely shuts down).
It seems impossible to reach those frequencies with none or passive
cooling, so better leave them out by default.

It's still possible to add those OPPs on a per-board basis though.

Signed-off-by: Quentin Schulz <quentin.schulz@bootlin.com>
[maxime: Reordered the nodes alphabetically]
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>

diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi b/arch/arm/boot/dts/sun8i-a83t.dtsi
index 016d22f6352014cdef8f3189b195293e5790b215..568307639be84905835a9caf44a9873970fdd99d 100644 (file)
--- a/arch/arm/boot/dts/sun8i-a83t.dtsi
+++ b/arch/arm/boot/dts/sun8i-a83t.dtsi
@@ -61,50 +61,62 @@
                #size-cells = <0>;
 
                cpu0: cpu@0 {
+                       clocks = <&ccu CLK_C0CPUX>;
+                       clock-names = "cpu";
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu0_opp_table>;
                        reg = <0>;
                };
 
                cpu@1 {
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu0_opp_table>;
                        reg = <1>;
                };
 
                cpu@2 {
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu0_opp_table>;
                        reg = <2>;
                };
 
                cpu@3 {
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu0_opp_table>;
                        reg = <3>;
                };
 
                cpu100: cpu@100 {
+                       clocks = <&ccu CLK_C1CPUX>;
+                       clock-names = "cpu";
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu1_opp_table>;
                        reg = <0x100>;
                };
 
                cpu@101 {
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu1_opp_table>;
                        reg = <0x101>;
                };
 
                cpu@102 {
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu1_opp_table>;
                        reg = <0x102>;
                };
 
                cpu@103 {
                        compatible = "arm,cortex-a7";
                        device_type = "cpu";
+                       operating-points-v2 = <&cpu1_opp_table>;
                        reg = <0x103>;
                };
        };
@@ -164,6 +176,112 @@
                device_type = "memory";
        };
 
+       cpu0_opp_table: opp_table0 {
+               compatible = "operating-points-v2";
+               opp-shared;
+
+               opp-480000000 {
+                       opp-hz = /bits/ 64 <480000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-600000000 {
+                       opp-hz = /bits/ 64 <600000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-720000000 {
+                       opp-hz = /bits/ 64 <720000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-864000000 {
+                       opp-hz = /bits/ 64 <864000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-912000000 {
+                       opp-hz = /bits/ 64 <912000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-1008000000 {
+                       opp-hz = /bits/ 64 <1008000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-1128000000 {
+                       opp-hz = /bits/ 64 <1128000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-1200000000 {
+                       opp-hz = /bits/ 64 <1200000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+       };
+
+       cpu1_opp_table: opp_table1 {
+               compatible = "operating-points-v2";
+               opp-shared;
+
+               opp-480000000 {
+                       opp-hz = /bits/ 64 <480000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-600000000 {
+                       opp-hz = /bits/ 64 <600000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-720000000 {
+                       opp-hz = /bits/ 64 <720000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-864000000 {
+                       opp-hz = /bits/ 64 <864000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-912000000 {
+                       opp-hz = /bits/ 64 <912000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-1008000000 {
+                       opp-hz = /bits/ 64 <1008000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-1128000000 {
+                       opp-hz = /bits/ 64 <1128000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+
+               opp-1200000000 {
+                       opp-hz = /bits/ 64 <1200000000>;
+                       opp-microvolt = <840000>;
+                       clock-latency-ns = <244144>; /* 8 32k periods */
+               };
+       };
+
        soc {
                compatible = "simple-bus";
                #address-cells = <1>;