projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c90715a
)
ARM: dts: r8a7791: Add Inter Connect RAM
author
Geert Uytterhoeven
<geert+renesas@glider.be>
Tue, 4 Jul 2017 15:23:15 +0000
(17:23 +0200)
committer
Simon Horman
<horms+renesas@verge.net.au>
Thu, 27 Jul 2017 14:28:35 +0000
(16:28 +0200)
R-Car M2-W has 2 regions of Inter Connect RAM (72 + 4 KiB).
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7791.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/r8a7791.dtsi
b/arch/arm/boot/dts/r8a7791.dtsi
index bd93f699ad84098762e99082cfa027dfa4abc088..f4748a9cb0375e4db3778d576545a28f886f3096 100644
(file)
--- a/
arch/arm/boot/dts/r8a7791.dtsi
+++ b/
arch/arm/boot/dts/r8a7791.dtsi
@@
-890,6
+890,16
@@
status = "disabled";
};
+ icram0: sram@e63a0000 {
+ compatible = "mmio-sram";
+ reg = <0 0xe63a0000 0 0x12000>;
+ };
+
+ icram1: sram@e63c0000 {
+ compatible = "mmio-sram";
+ reg = <0 0xe63c0000 0 0x1000>;
+ };
+
ether: ethernet@ee700000 {
compatible = "renesas,ether-r8a7791";
reg = <0 0xee700000 0 0x400>;