irqchip: omap-intc: correct maximum number or MIR registers

maximum number of MIR register is 4, rather than 3.
Fix that.

Acked-by: Jason Cooper <jason@lakedaemon.net>
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>

diff --git a/drivers/irqchip/irq-omap-intc.c b/drivers/irqchip/irq-omap-intc.c
index dfa2d9de5361ea080c92d3539936597aaa7ef12a..976d4c15fefdd019191184d42fcc6cf659394d2a 100644 (file)
--- a/drivers/irqchip/irq-omap-intc.c
+++ b/drivers/irqchip/irq-omap-intc.c
@@ -49,7 +49,7 @@
 
 #define ACTIVEIRQ_MASK         0x7f    /* omap2/3 active interrupt bits */
 #define INTCPS_NR_ILR_REGS     128
-#define INTCPS_NR_MIR_REGS     3
+#define INTCPS_NR_MIR_REGS     4
 
 #define INTC_IDLE_FUNCIDLE     (1 << 0)
 #define INTC_IDLE_TURBO                (1 << 1)