projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
69b90f1
)
ARM: at91: add missing uart clocks DT entries
author
Boris BREZILLON
<b.brezillon@overkiz.com>
Wed, 7 Aug 2013 16:29:44 +0000
(18:29 +0200)
committer
Nicolas Ferre
<nicolas.ferre@atmel.com>
Wed, 14 Aug 2013 07:26:03 +0000
(09:26 +0200)
Add clocks to clock lookup table for uart DT entries.
Signed-off-by: Boris BREZILLON <b.brezillon@overkiz.com>
Tested-by: Douglas Gilbert <dgilbert@interlog.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
arch/arm/mach-at91/at91sam9x5.c
patch
|
blob
|
history
diff --git
a/arch/arm/mach-at91/at91sam9x5.c
b/arch/arm/mach-at91/at91sam9x5.c
index 2abee6626aace2cff322f2c22a3bab79786d5473..916e5a1429171bd39835da54b02fa444b1941905 100644
(file)
--- a/
arch/arm/mach-at91/at91sam9x5.c
+++ b/
arch/arm/mach-at91/at91sam9x5.c
@@
-227,6
+227,8
@@
static struct clk_lookup periph_clocks_lookups[] = {
CLKDEV_CON_DEV_ID("usart", "f8020000.serial", &usart1_clk),
CLKDEV_CON_DEV_ID("usart", "f8024000.serial", &usart2_clk),
CLKDEV_CON_DEV_ID("usart", "f8028000.serial", &usart3_clk),
+ CLKDEV_CON_DEV_ID("usart", "f8040000.serial", &uart0_clk),
+ CLKDEV_CON_DEV_ID("usart", "f8044000.serial", &uart1_clk),
CLKDEV_CON_DEV_ID("t0_clk", "f8008000.timer", &tcb0_clk),
CLKDEV_CON_DEV_ID("t0_clk", "f800c000.timer", &tcb0_clk),
CLKDEV_CON_DEV_ID("mci_clk", "f0008000.mmc", &mmc0_clk),