projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7f0f598
)
powerpc/85xx: L2 cache size wrong in 8572DS dts
author
Trent Piepho
<tpiepho@freescale.com>
Wed, 19 Nov 2008 18:40:55 +0000
(10:40 -0800)
committer
Kumar Gala
<galak@kernel.crashing.org>
Wed, 19 Nov 2008 21:12:15 +0000
(15:12 -0600)
It's 1MB, not 512KB. Newer U-Boots will fix this entry, but that's no
reason to have the wrong value in the dts.
Signed-off-by: Trent Piepho <tpiepho@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
arch/powerpc/boot/dts/mpc8572ds.dts
patch
|
blob
|
history
diff --git
a/arch/powerpc/boot/dts/mpc8572ds.dts
b/arch/powerpc/boot/dts/mpc8572ds.dts
index cadd4652a69556a8eb496449b3d3f15e0d4928fb..5c69b2fafd32c588e64b0bb1ec1f257010477b18 100644
(file)
--- a/
arch/powerpc/boot/dts/mpc8572ds.dts
+++ b/
arch/powerpc/boot/dts/mpc8572ds.dts
@@
-90,7
+90,7
@@
compatible = "fsl,mpc8572-l2-cache-controller";
reg = <0x20000 0x1000>;
cache-line-size = <32>; // 32 bytes
- cache-size = <0x
80000>; // L2, 512K
+ cache-size = <0x
100000>; // L2, 1M
interrupt-parent = <&mpic>;
interrupts = <16 2>;
};