From: Chuanhong Guo <gch981213@gmail.com>
Date: Sun, 12 Aug 2018 13:13:31 +0000 (+0800)
Subject: ath79: ar913x: fix eth pll register
X-Git-Tag: v19.07.0-rc1~2814
X-Git-Url: http://git.cdn.openwrt.org/?a=commitdiff_plain;h=cf50f720695eb2d9d232a588b5a7f4959ef3fcee;p=openwrt%2Fstaging%2Fpepe2k.git

ath79: ar913x: fix eth pll register

PLL for eth0 internal clock on ar913x is at 0x18050014
and AR913X_ETH0_PLL_SHIFT is 20 instead of 17

Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
---

diff --git a/target/linux/ath79/dts/ar9132.dtsi b/target/linux/ath79/dts/ar9132.dtsi
index 01572c022e..9d8ddcf9ba 100644
--- a/target/linux/ath79/dts/ar9132.dtsi
+++ b/target/linux/ath79/dts/ar9132.dtsi
@@ -189,7 +189,7 @@
 	reg = <0x19000000 0x200
 		0x18070000 0x4>;
 	pll-data = <0x1a000000 0x13000a44 0x00441099>;
-	pll-reg = <0x4 0x10 17>;
+	pll-reg = <0x4 0x14 20>;
 	pll-handle = <&pll>;
 	resets = <&rst 9>;
 	reset-names = "mac";