projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6f9ba9b) | patch
clk: berlin: add core clock driver for BG2/BG2CD
authorSebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Mon, 19 May 2014 16:43:27 +0000 (18:43 +0200)
committerMike Turquette <mturquette@linaro.org>
Thu, 29 May 2014 16:30:19 +0000 (09:30 -0700)
commitba0fae3b06a69aab4ff18f628f88b9f9d653d734
tree4fb6beb74a8a523782789dbd8665e66d3a41ab45tree | snapshot
parent6f9ba9b44724888c5419289e790077ab1621c62dcommit | diff
clk: berlin: add core clock driver for BG2/BG2CD

This driver deals with the core clocks found on Marvell Berlin
BG2 and BG2CD. For the shared register dividers, make use of the
corresponding driver and add some single clock muxes and gates for
the rest.

Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Acked-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
drivers/clk/berlin/Makefile diff | blob | history
drivers/clk/berlin/bg2.c [new file with mode: 0644] blob
drivers/clk/berlin/common.h [new file with mode: 0644] blob
John Crispins staging tree